

UPCommons

Portal del coneixement obert de la UPC

<http://upcommons.upc.edu/e-prints>

© 2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works

Aquesta és una còpia de la versió *author's final draft* d'un article publicat a la revista *IEEE transactions on industrial electronics*.

URL d'aquest document a UPCommons E-prints:

<http://hdl.handle.net/2117/114230>

Article publicat / *Published paper*:

Konstantinou, G., Capella, G., Pou, J., Ceballos, S. Single-carrier phase-disposition PWM techniques for multiple interleaved voltage-source converter legs. "IEEE transactions on industrial electronics", 26 Octubre 2017, vol. 65, núm. 6, p. 4466-4474. DOI: 10.1109/TIE.2017.2767541

Single-Carrier Phase-Disposition PWM Techniques for Multiple Interleaved Voltage-Source Converter Legs

Georgios Konstantinou, *Member, IEEE*, Gabriel J. Capella, Josep Pou, *Fellow, IEEE*, and Salvador Ceballos

Abstract—Interleaved converter legs are typically modulated with individual carriers per leg and phase-shifted PWM (PS-PWM) as it facilitates current balancing amongst the legs. Phase-disposition PWM (PD-PWM), despite the better harmonic performance, cannot be directly used due to the resulting current imbalance that may damage the converter. This paper addresses the current sharing issue and proposes a sorting algorithm implementation that enables single-carrier PD-PWM technique for interleaved two-level converter legs. An extension of the proposed algorithm through a switching state feedback loop, limiting the average switching frequency, is also developed. In both cases, the output current is of high quality and shared amongst the phase-legs, while the deviation between the phase-leg currents is well regulated. Simulation results demonstrate the general function of method for multiple interleaved legs as well as its current sharing capabilities for high-power applications. Experimental results from a low-power laboratory prototype validate the operation of the proposed approach.

Index Terms—Interleaving, multilevel converters, multi-level waveforms, parallel legs, voltage source converters.

I. INTRODUCTION

INTERLEAVING of power electronics converters or converter legs (Fig. 1) provides an alternative method of increasing the total current rating while avoiding the parallel connection of semiconductor devices, effectively increasing the power rating for a given voltage level [1]. Other advantages of interleaved converters include *i)* a modular solution with increased converter availability, *ii)* higher efficiency, *iii)* an equivalent multilevel waveform with reduced harmonic distortion [2]–[4] and *iv)* an economically optimal solution [5].

Typical applications of interleaved voltage source converters (VSCs) include uninterruptible power supplies (UPS) [1], [6], variable-speed motor drive systems (VSDs) and traction power supplies [7], [8]. Due to the increase in power from a single




Fig. 1. Multiple interleaved two-level converter legs (phase x).

wind turbine over the last couple of years, interleaved converters are becoming more prevalent in wind-power applications [9]–[12] and they are also used in distributed power systems with parallel sources supplying common loads [5].

A number of control strategies have been proposed to enhance the operation of parallel converters with high-level communication including a low-bandwidth supervisory controller [13], distributed droop controllers [14], average controllers for power balancing among converters and a circular chain control with communication only between adjacent converters [15]. Ref. [16] proposed a modular current sharing control scheme for parallel converters.

The use of a centralized controller with common dc-voltage control and one or multiple current controllers is more common in high-power converters and applications with a common dc-voltage source, providing a better alternative to the parallel connection of semiconductors. Additionally, the larger amount of information available to the controllers provides greater flexibility and direct control of circulating currents that might be present [3]. A common controller further enables harmonic cancellation between interleaved converters by synchronizing their modulation.

Most of the earlier work on the topic handles interleaving through a phase-shift in the operation of the legs, generally implemented through phase-shifted pulse-width modulation [PS-PWM - Fig. 2(a)] [4], [11], [12], [17]–[20] or space-vector modulation (SVM) [2], [9], [21], [22]. This is required, as circulating current control based on external controllers requires individual references for each of the converter legs in order to adjust the conduction times to achieve the control targets. However, it is well established that the harmonic performance of both techniques is not optimal [23]. The application of selective harmonic elimination PWM (SHE-PWM) for interleaved converters was discussed in [3], with

G. Konstantinou is with the School of Electrical Engineering and Telecommunications, UNSW Sydney, Sydney, NSW, 2052, Australia (e-mail: g.konstantinou@unsw.edu.au)

G. J. Capella is with the Terrassa Industrial Electronics Group, Technical University of Catalonia, 08222, Barcelona, Spain (e-mail: gabriel.jose.capella@upc.edu)

J. Pou is with the School of Electrical & Electronic Engineering, Nanyang Technological University, Singapore.

S. Ceballos is with the Energy Unit, Tecnalia Research and Innovation, 48160 Derio, Spain (e-mail: salvador.cebcallos@tecnalia.com).




Fig. 2. Reference signal and carrier waveforms for multiple interleaved VSCs. (a) PS-PWM, and (b) PD-PWM.

the technique limited to low switching frequency operation.

Methods for enabling phase-disposition PWM [PD-PWM - Fig. 2(b)] in interleaved converter phase-legs have also been proposed [24]–[26] with the work of [24], [25] focusing on topologies with split-wound and three-phase coupled inductors. In [26], a state machine and a set of logical functions were proposed for determining the switching state of converter legs in an topology with two interleaved legs per-phase. Although suitable for a low number of converter legs, determining the switching logic between the increasing number of interleaved converter-legs becomes exponentially more complicated.

Driven by the application of sorting algorithms in modular multilevel converters (MMCs) and cascaded H-bridge converters (CHBs), this article proposes a current sorting algorithm that is easily scalable and can be applied for topologies with multiple interleaved converter legs. The use of a sorting algorithm provides a layer between the modulation and switching signal generation stages of a particular converter phase-leg, as typically occurs with PS-PWM, thus enabling interleaved converters to operate with PD-PWM and take advantage of the superior harmonic performance of the latter, compared to PS-PWM [23].

This paper is organised in the following manner. Section II reviews method of current control in interleaved converters and Section III introduces basic concepts of interleaved converters. Section IV proposes the current sorting algorithm for parallel-connected legs. A variation of the proposed algorithm to eliminate redundant switching transitions in the phase-leg through a state feedback loop is also developed. Simulation results for multiple interleaved converter legs aimed at high-power applications are provided in Section V, and experimen-




Fig. 3. Two legs connected in parallel in a three-phase converter. (a) Single and (b) coupled inductors for parallel connection of converter legs.

tal results from a low-power laboratory prototype are provided in Section VI. Finally, the conclusions are summarized in Section VII.

II. CURRENT CONTROL IN INTERLEAVED CONVERTERS

Interleaved operation through direct connection of parallel converter legs cannot be achieved because of short-circuits produced within the legs. Interleaving can be achieved with or without isolation between the ac and the dc-side of the converter. In the former case, transformers are included in the ac-side eliminating circulating currents between the converter legs and also the zero-sequence circulating current (ZSCC). However, the inclusion of transformers increases the size and weight of the overall system [16], also reducing its flexibility and modularity. In the latter case, inductors are used as passive elements to reduce the circulating current in the converter and also to average the voltage of each phase-leg. The use of a single inductor per leg (Fig. 3(a)) provides a simple, modular and expandable solution, however, practical limits in the maximum impedance [27] and the sub-optimal utilization of magnetic material are significant drawbacks. Coupled inductors (Fig. 3(b)) result in high differential mode impedance in the path between the interleaved converters, reducing both the voltage and output current ripples and providing a faster response to load current transients [28]. The concept that can be extended to multiple interleaved legs either with one common core or with multiple coupled inductors.

A flatness control for the parallel operation of voltage source inverters that considers the energy stored in the output filter inductors as the flat variables was proposed in [29]. A magnetic model to ensure current balance and to minimize the circulating current within high-power multiphase leg-coupled parallel-connected converters was presented in [30]. A low cost system for interleaved converter testing was developed in [31]. In [32] an analysis of the design of coupled inductors to be used in interleaved converters shows that PS-PWM (Fig. 2(a)) increases the losses within the coupling inductors of the system but provides higher quality currents. A trap filter for the output of interleaved converters was studied in [33] and as a result of several considerations on the design for the output filter, a combination of an LCL filter with an LC harmonic trap was proposed in [11]. A methodology for calculating the optimum angles of interleaved converters under PS-PWM with

unequal power sharing in order to minimize the grid current distortion was developed in [20] and a deadbeat controller for control of the circulating current was proposed in [34].

Ref. [19] presented a method to control the circulating currents for voltage source converters with magnetically coupled legs which introduced a variation of the duty ratio of each converter leg in order to minimize the circulating current under PS-PWM. An enhancement of PS-PWM that generates voltage waveforms with transitions between adjacent levels was proposed in [4]. The proposed method provides lower total harmonic distortion (THD) of the line to line voltage but the transition between the different waveform bands generates a small imbalance in the phase-leg currents that needs to be compensated. A simplified PWM technique with switching constraints, proposed in [35], aims at eliminating the loops that generate the circulating current.

A scheme to realize PD-PWM for parallel two-level VSCs is presented in [36]. Three phase-legs are connected in parallel by means of a coupled inductor and one carrier is sequentially allocated to the different legs in a round-robin manner; this helps reducing the circulating currents among the legs. However, an appropriate processing and scaling of the voltage reference signals has to be performed first in order to accommodate them in the carrier spanning region. Such adaptation is performed twice per carrier period, and every switching period is made up of three carrier periods.

In order to ensure that the positive and the negative volt-sec applied to the inductors are balanced every sampling time, some additional switching transitions are added each time a band change in the references is detected. Such band changes can be easily anticipated when the voltages references are steady signals but almost impossible to predict in a dynamic closed loop operation. Besides, the scheme does not include any method to ensure that the leg currents are equally shared and its modularity is very limited as it is linked to a determined magnetic structure.

III. ANALYSIS OF INTERLEAVED PHASE-LEGS

One phase of the multiphase system (Fig. 1) can be described as:

$$\mathbf{V}_x = \mathbf{L} \frac{d}{dt} \mathbf{I}_x + \mathbf{V}_{x0} \quad (1)$$

where $x \in \{a, b, c\}$ denotes the phase and $j \in \{1, \dots, N\}$ denotes each of the N interleaved converters and

$$\mathbf{V}_x = \begin{bmatrix} v_{x1} \\ v_{x2} \\ \vdots \\ v_x \end{bmatrix}, \mathbf{I}_x = \begin{bmatrix} i_{x1} \\ i_{x2} \\ \vdots \\ i_x \end{bmatrix}, \mathbf{V}_{x0} = \begin{bmatrix} v_{x0} \\ v_{x0} \\ \vdots \\ v_{x0} \end{bmatrix}, \quad (2)$$

while \mathbf{L} depends on the coupling amongst the inductors in the legs. Assuming that uncoupled inductors are used per phase-leg, then

$$\mathbf{L} = \begin{bmatrix} L & 0 & \dots & 0 \\ 0 & L & \dots & 0 \\ \vdots & \vdots & \ddots & \vdots \\ 0 & 0 & \dots & L \end{bmatrix}. \quad (3)$$




Fig. 4. Current sorting algorithm for parallel-connected legs.

The current from each phase is the sum of the currents from each of the legs as is

$$i_x = \sum_{j=1}^N i_{xj}, \quad (4)$$

while the equivalent Thevenin voltage of one phase $v_{x,com}$ is given by

$$v_{x,com} = \frac{1}{N} \sum_{j=1}^N v_{xj}. \quad (5)$$

From (5), it can be inferred that the equivalent voltage is a multilevel waveform with $N+1$ voltage levels based on which PD-PWM techniques can be developed.

IV. CURRENT SORTING ALGORITHM

A. Direct Implementation

Sorting algorithms have received increased attention over the last decades, predominantly in MMCs as well as CHBs [37]–[39] converters in order to balance the sub-module (SM) or cell capacitor voltages. The proposed sorting algorithm for interleaved converter uses the measured current through each of the converter legs (i_{xj}) in order to determine which legs should generate positive and negative voltage in order to derive the required voltage level in the converter output.

The proposed implementation is shown in Fig. 4. Each of the legs has only two possible switching states, connected to either the positive or the negative dc-link. These two states have a predetermined effect on the current through the phase-leg. The algorithm determines the state of each phase-leg based on the instantaneous current through each one of them.

The sampled values of the currents through each of the legs (i_{xj}) are sorted from high to low (descending order) with the index of each element generating a sorted list of elements (j'). The second stage sorts the elements of j' in an ascending manner with the algorithm again using the indices of the sorting. This second sorting stage similarly to the case of the SM capacitor voltage balancing, generates a list with the priority order of each of the legs. The modulation stage, as shown in Fig. 2(b), generates the required number of legs (n_x). Through a simple comparison of n_x with the activation order, the switching state of each phase-leg is generated. Legs whose priority order is below or equal to n_x are connected to the positive dc-link while the rest are connected to the negative one.

The implementation of Fig. 4 ensures that the phase-legs will be connected in such a manner that the higher currents tend to decrease and the lower currents tend to increase. This means that each phase-leg will share the load current equally




Fig. 5. Switching states of parallel-connected converter legs under the current sorting algorithm of Fig. 4.

while the circulating current amongst all legs will be kept to a minimum.

An unintended consequence of the method is that, as it continuously exchanges the legs in order to maintain the sharing of the load current i_x , multiple transitions can happen at the same time. For instance, when increasing one voltage level, two legs may commute to the positive dc-rail and one leg to the negative dc-rail. This leads to excessive transitions and to an increase in the switching frequency that is not reflected in the quality of the output waveforms. As an example to illustrate this behavior, Fig. 5 shows the switching states of a generic converter with a random number of parallel-connected legs. Multiple transitions at certain time instants (e.g. t_1, t_2, \dots) can be observed. The next section will develop a feedback loop to minimise the number of transitions and to limit the switching frequency of each phase-leg.

B. Extended Implementation

In order to address the increase of the switching frequency from the implementation of the current balancing algorithm of Fig. 4, a feedback loop of the switching states (s_{xj}) of each phase-leg is proposed. The feedback loop, by supplying the current state of the legs, provides a way to limit the number of legs that can change their state to the number of level changes in the output voltage n_x . This means that no leg will switch unless there has to be a change in the level of the output voltage, or that only one leg will change its state if there has to be a change of one level in the output voltage, for instance.

The modified algorithm, shown in Fig. 6, changes the value of the phase-leg current used in the sorting stages depending on the switching state, by subtracting the value of $s_{xj} \cdot \Delta I$ so that the virtual phase-leg currents are given by:

$$i'_{xj} = i_{xj} - s_{xj} \Delta I, \quad (6)$$

The value of ΔI should be chosen in such a way that provides sufficient separation between the virtual phase-leg currents in the sorting stages. A value close to the nominal current of the converter is recommended, but any value sufficiently large to guarantee proper operation can be chosen at this stage.




Fig. 6. Modified current sorting algorithm with the inclusion of a state feedback loop for reduction of the phase-leg switching frequency.

TABLE I
PARAMETERS OF SIMULATION AND EXPERIMENTAL PROTOTYPE

Parameter	Simulation	Experiment
Number of legs, n	6	4
dc-link voltage, V_{dc}	1000 V	60 V
dc-link capacitor, C_{dc}	3 mF	3 mF
Inductors, L	800 μ H	6 mH
Carrier frequency f_{car}	3 kHz	5 kHz
Output frequency f	50 Hz	50 Hz
ΔI	2500 A	10 A

V. SIMULATION RESULTS

To verify the proposed current sorting algorithm for multiple parallel-connected converter legs, a simulation of a 2 MW three-phase system with six ($n = 6$) legs connected in parallel is implemented in Simulink/PLECS. Table I summarizes the main system parameters while Fig. 7 shows the implementation of one phase of the circuit and its control. The converter is modulated with a single reference signal using PD-PWM as shown in Fig. 2(b). The purpose of the simulation results is to demonstrate the operation of the method with relatively low switching frequency, closely matching a practical application of interleaved converters.

The set of simulation results uses both implementations of the proposed current sorting algorithm with a transition between the two occurring at 0.1 sec. In both cases, the multilevel equivalent voltage at the output of the converter generates high quality load voltages and currents, as shown in Fig. 8. The total current through each phase (i_x) of the converter is shared amongst the phase-legs, as shown in Fig. 9(a). However, the balancing is driven by the mechanism described in the previous section. Unlike the current balancing of PS-PWM modulated legs, the fundamental component and higher order harmonics over consecutive periods will differ between different legs. This is illustrated in the harmonic spectra of the phase-leg currents (Fig. 9(b)) which correspond to a fundamental period randomly chosen among the ones in Fig. 9(a) after enabling the state feedback loop.

An additional consequence of the sorting algorithm and the variation of currents and switching patterns for the converter legs over multiple periods is that the losses within one fundamental period are not equally distributed amongst




Fig. 7. Control Scheme of the proposed method applied to one of the phases.




Fig. 8. Output waveforms. (a) Three-phase load voltages and (b) three-phase load currents.

the converter legs and balance over multiple periods, as are the switching transitions. This is demonstrated in Fig. 10, where the switching and conduction losses for each leg, locally averaged over a 20 ms window, and normalized to the average losses of a converter (the total converter losses divided by the number of converter legs), are shown in Fig. 10 for a total duration of 0.4 s. The state feedback loop is enabled at 0.2 sec.

Although it can be seen that the total losses of the converter for a given implementation remain constant, variations of up to 40% from the average switching losses and up to 30% from the average conduction losses can be observed within one fundamental period between the converter-legs. The instantaneous losses are irregularly scattered among the legs of the converter depending on the number of interleaved converter legs, the switching frequency and the leg current allocation. At higher frequencies than those used in our simulation studies, the instantaneous deviation of one converter leg from the average would be significantly smaller. Furthermore, it can also be noticed that such deviations increase when the state feedback is activated, on account of the switching limitations




Fig. 9. (a) Measured phase-leg currents of phase a showing the current sharing among converter legs. State feedback loop enabled at 0.1 s. (b) Harmonic spectra of the phase-leg currents when the state feedback is enabled.




Fig. 10. Normalized distribution of losses to the converter legs, (a) Switching Losses and (b) Conduction Losses. State feedback loop is enabled at 0.3 sec.

imposed.

The impact of the feedback loop in the currents seen by the sorting stage, which leads to the elimination of additional transitions and reduction in the switching frequency of each converter leg, is shown in Fig. 11. The figure shows the virtual value of the sampled currents of phase a (i'_{aj}), which is used solely within the sorting algorithm stages of the proposed implementation. At $t = 0.1s$, the feedback loop is enabled




Fig. 11. Virtual phase-leg currents used in the sorting stages of the proposed method, i'_{aj} with the state feedback enabled at 0.1 sec.




Fig. 12. Detail of the switching signals of the parallel-connected converter legs. State feedback loop enabled at 0.1 sec.

and the current of the legs that generate positive voltages is negatively offset by ΔI , while an increase in the actual phase-leg current ripple (Fig. 9(a)), due to the decrease in the switching frequency of the converter.

Fig. 12 shows the gating signals for the six converter-legs of phase a for one period before and after enabling the feedback loop. It can be seen that when the feedback loop is enabled only one transition occurs per each level change, reducing the switching frequency of each leg to f_{car}/N (500 Hz in this case) while maintaining the effective switching frequency of the output waveforms to f_{car} .

Through implementation of the current sorting algorithm, the interleaved converter legs can operate under PD-PWM with a single reference signal and carrier waveforms shown Fig. 2(b). A comparison between the implemented PD-PWM and a typical PS-PWM, as commonly used in the literature (see [12], [19], [40]) in terms of %THD and %WTHD of the line-to-line voltage considering the first 2000 harmonics, is shown in Figs. 13(a) and (b), respectively. The figures demonstrate that through the application of PD-PWM, the %THD is reduced by approximately 30% and the %WTHD is reduced by approximately 50% in the most commonly used operating regions of a converter ($M \in [0.5, 1]$). The superior performance of the method can also be confirmed by time-domain based analysis, as in [41].




Fig. 13. Comparison between line-to-line voltages of PD-PWM (solid line) and PS-PWM (dotted line) with $N = 6$ parallel-connected legs. (a) %THD and (b) %WTHD.

VI. EXPERIMENTAL RESULTS

Experimental validation of the proposed controllers of Figs. 4 and 6 is performed on a setup consisting of a single-phase, two-level converter with four-legs in parallel as shown in Fig. 14. The parameters of the prototype converter and the load are given in Table I. The control, modulation and protection algorithms are implemented in a dSPACE ds1103 platform. The switching frequency ($f_s=5$ kHz) used in the experimental setup is a result of the relatively low inductances in each converter leg compared to the simulation case as well as the lower number of legs connected in parallel.

The first set of experimental results demonstrates the output of the converter as well as the current sharing capacity the proposed control structure, both with and without the state feedback loop. The voltage output of the four interleaved converter-legs and the voltage applied across the load is in both cases a five-level waveform, following (5). The total current is shared amongst the four converter-legs while the inclusion of the state feedback loop in the controller (Fig. 15(b)) leads to a reduction in the switching frequency of the converter-legs at the cost of a less tight regulation of the current among the three converter legs.

The impact of the state feedback loop on the apparent switching frequency can be better observed from the results in Fig. 16, where the cumulative count of switching transitions in the four converter legs are shown for a time frame of 0.1 s, with and without the state feedback loop. It is evident that inclusion of the feedback loop results in a substantial decrease of the switching frequency of each leg, as the simultaneous multiple transitions between legs are effectively restricted. In both cases, the apparent frequency of the output voltage waveform remains the same (at 5 kHz) and so are both the output current i_a and %THD of v_a .

The transient performance of the proposed method under changes in the converter operating point is illustrated with a step change in m_a from 0.3 to 0.9, shown in Fig. 17





Fig. 14. Laboratory setup with four interleaved converter legs., (a) Schematic diagram for four interleaved phase-legs and (b) photo of the setup.

with the state feedback loop enabled. At $t = 50$ ms, the modulation index changes resulting in a change in the voltage waveform from three-level to five-level. The detail of Fig. 17 shows that at any given instant, only one of the converter legs switches, demonstrating the function of the feedback loop in restricting the switching of the converter. The quality of the output current, due to interleaving, is high under both operating conditions. Current sharing among the converter legs is achieved, in alignment with the results of Fig. 15(b). The switching transitions are distributed equally among the four converter legs, as also seen in the switching patterns of Fig. 17.

VII. CONCLUSION

Interleaved two-level converters typically operate with PS-PWM where each phase-leg is associated with one carrier signal, providing current balancing, unlike PD-PWM which leads to unregulated phase-leg currents. This paper develops a current sorting algorithm that decouples the PWM patterns from the association to any specific phase-leg and thus enables the use of single-carrier PD-PWM techniques in converter-legs connected in parallel. The separation of modulation and switching signal generation stages means that other modulation techniques can also be implemented. In order to




Fig. 15. Experimental results of four interleaved converter-legs, (a) without state feedback (Fig. 4) and, (b) with state feedback (Fig. 6)




Fig. 16. Number of switching transitions in the three converter-legs without and with the state feedback loop.

eliminate unnecessary transitions in the converter legs, a state feedback loop is also introduced in the proposed algorithm. Simulation and experimental results demonstrate the operation of the proposed method, the current sharing capability among the converter legs and the effective reduction in switching frequency due to the state feedback loop, while transition and loss equalization occurs at longer time intervals.




Fig. 17. Transition from $m_a = 0.3$ to $m_a = 0.9$. From top to bottom: Load voltage, four individual leg voltages and, load and leg currents, including a detail of the switching patterns for $m_a = 0.9$.

REFERENCES

- [1] T. Kawabata and S. Higashino, "Parallel operation of voltage source inverters," *IEEE Trans. Ind. Appl.*, vol. 24, no. 2, pp. 281–287, Mar 1988.
- [2] D. Zhang, F. Wang, R. Burgos, and D. Boroyevich, "Common-mode circulating current control of paralleled interleaved three-phase two-level voltage-source converters with discontinuous space-vector modulation," *IEEE Trans. Power Electron.*, vol. 26, no. 12, pp. 3925–3935, Dec 2011.
- [3] G. Konstantinou, J. Pou, G. Capella, S. Ceballos, and V. Agelidis, "Reducing circulating currents in interleaved converter legs under selective harmonic elimination pulse-width modulation," in *Industrial Technology (ICIT), 2015 IEEE International Conference on*, March 2015, pp. 1136–1141.
- [4] G. Capella, J. Pou, S. Ceballos, G. Konstantinou, J. Zaragoza, and V. Agelidis, "Enhanced phase-shifted pwm carrier disposition for interleaved voltage-source inverters," *IEEE Trans. Power Electron.*, vol. 30, no. 3, pp. 1121–1125, March 2015.
- [5] X. Yu and A. Khambadkone, "Reliability analysis and cost optimization of parallel-inverter system," *IEEE Trans. Ind. Appl.*, vol. 59, no. 10, pp. 3881–3889, Oct 2012.
- [6] T. Lazzarin, G. Bauer, and I. Barbi, "A control strategy for parallel operation of single-phase voltage source inverters: Analysis, design and experimental results," *IEEE Trans. Ind. Electron.*, vol. 60, no. 6, pp. 2194–2204, June 2013.
- [7] S. Dawande and K. Lentijo, "Multi-megawatt drive with intercell transformers," in *Electric Ship Technologies Symposium (ESTS), 2013 IEEE*, April 2013, pp. 216–219.
- [8] D. Kok, A. Morris, M. Knowles, and D. Baglee, "Battery ripple effects in cascaded and parallel connected converters," *IET Power Electron.*, vol. 8, no. 5, pp. 841–849, 2015.
- [9] Z. Xu, R. Li, H. Zhu, D. Xu, and C. Zhang, "Control of parallel multiple converters for direct-drive permanent-magnet wind power generation systems," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1259–1270, March 2012.
- [10] Y.-J. Ko, K.-B. Lee, D.-C. Lee, and J.-M. Kim, "Fault diagnosis of three-parallel voltage-source converter for a high-power wind turbine," *IET Power Electron.*, vol. 5, no. 7, pp. 1058–1067, August 2012.
- [11] G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, "Line filter design of parallel interleaved vses for high-power wind energy conversion systems," *IEEE Trans. Power Electron.*, vol. 30, no. 12, pp. 6775–6790, Dec 2015.
- [12] L. Bede, G. Gohil, T. Kerekes, and R. Teodorescu, "Optimal interleaving angle determination in multi paralleled converters considering the dc current ripple and grid current thd," in *Power Electronics and ECCE Asia (ICPE-ECCE Asia), 2015 9th International Conference on*, June 2015, pp. 1195–1202.
- [13] Y. Zhang and H. Ma, "Theoretical and experimental investigation of networked control for parallel operation of inverters," *IEEE Trans. Ind. Electron.*, vol. 59, no. 4, pp. 1961–1970, April 2012.
- [14] J. Guerrero, J. Matas, L. G. D. Vicua, M. Castilla, and J. Miret, "Decentralized control for parallel operation of distributed generation inverters using resistive output impedance," *IEEE Trans. Ind. Electron.*, vol. 54, no. 2, pp. 994–1004, April 2007.
- [15] T.-F. Wu, Y.-K. Chen, and Y.-H. Huang, "3c strategy for inverters in parallel operation achieving an equal current distribution," *IEEE Trans. Ind. Electron.*, vol. 47, no. 2, pp. 273–281, Apr 2000.
- [16] B. Jassim, D. Atkinson, and B. Zahawi, "Modular current sharing control scheme for parallel-connected converters," *IEEE Trans. Ind. Electron.*, vol. 62, no. 2, pp. 887–897, Feb 2015.
- [17] J. Pou, J. Zaragoza, G. Capella, I. Gabiola, S. Ceballos, and E. Robles, "Current balancing strategy in parallel-connected legs of power inverters," in *Power Electronics and Applications, 2009. EPE '09. 13th European Conference on*, Sept 2009, pp. 1–9.
- [18] G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, "An integrated inductor for parallel interleaved three-phase voltage source converters," *IEEE Trans. Power Electron.*, vol. 31, no. 5, pp. 3400–3414, May 2016.
- [19] G. Capella, J. Pou, S. Ceballos, J. Zaragoza, and V. Agelidis, "Current-balancing technique for interleaved voltage source inverters with magnetically coupled legs connected in parallel," *IEEE Trans. Ind. Electron.*, vol. 62, no. 3, pp. 1335–1344, March 2015.
- [20] J. Prasad and G. Narayanan, "Minimization of grid current distortion in parallel-connected converters through carrier interleaving," *IEEE Trans. Ind. Electron.*, vol. 61, no. 1, pp. 76–91, Jan 2014.
- [21] D. Zhang, F. Wang, R. Burgos, and D. Boroyevich, "Common mode circulating current control of interleaved three-phase two-level voltage-source converters with discontinuous space-vector modulation," in *Energy Conversion Congress and Exposition, 2009. ECCE 2009. IEEE*, Sept 2009, pp. 2801–2807.
- [22] —, "Total flux minimization control for integrated inter-phase inductors in paralleled, interleaved three-phase two-level voltage-source converters with discontinuous space-vector modulation," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1679–1688, April 2012.
- [23] D. G. Holmes and T. A. Lipo, *CarrierBased PWM of Multilevel Inverters*. Wiley-IEEE Press, 2003, pp. 453–530. [Online]. Available: <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=5311978>
- [24] B. Vafakhah, J. Salmon, and A. M. Knight, "Interleaved discontinuous space-vector pwm for a multilevel pwm vsi using a three-phase split-wound coupled inductor," *IEEE Trans. Ind. Appl.*, vol. 46, no. 5, pp. 2015–2024, Sept 2010.
- [25] B. Vafakhah, J. Ewanchuk, and J. Salmon, "Multicarrier interleaved pwm strategies for a five-level npc inverter using a three-phase coupled inductor," *IEEE Trans. Ind. Appl.*, vol. 47, no. 6, pp. 2549–2558, Nov 2011.
- [26] B. Cougo, G. Gateau, T. Meynard, M. Bobrowska-Rafal, and M. Cousineau, "Pd modulation scheme for three-phase parallel multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 59, no. 2, pp. 690–700, Feb 2012.
- [27] J. Shen, S. Schroder, B. Qu, Y. Zhang, K. Chen, F. Zhang, Y. Li, Y. Liu, P. Dai, and R. Zhang, "A high-performance 2x27 mva machine test bench based on multilevel igct converters," *IEEE Trans. Ind. Appl.*, vol. 51, no. 5, pp. 3877–3889, Sept 2015.
- [28] G. Zhu, B. McDonald, and K. Wang, "Modeling and analysis of coupled inductors in power converters," *IEEE Trans. Power Electron.*, vol. 26, no. 5, pp. 1355–1363, May 2011.
- [29] A. Shahin, H. Moussa, I. Forrasi, J. P. Martin, B. Nahid-Mobarakeh, and S. Pierfederici, "Reliability improvement approach based on flatness control of parallel-connected inverters," *IEEE Transactions on Power Electronics*, vol. 32, no. 1, pp. 681–692, Jan 2017.
- [30] B. Ge, X. Lu, X. Yu, M. Zhang, and F. Z. Peng, "Multiphase-leg coupling current balancer for parallel operation of multiple mw power modules," *IEEE Trans. Ind. Electron.*, vol. 61, no. 3, pp. 1147–1157, March 2014.
- [31] L. Bede, C. Kopacz, T. Kerekes, and L. Mathe, "Development of a test platform for controlling parallel converters," in *Optimization*

of Electrical and Electronic Equipment (OPTIM), 2014 International Conference on, May 2014, pp. 560–565.

- [32] G. Gohil, L. Bede, R. Maheshwari, R. Teodorescu, T. Kerekes, and F. Blaabjerg, “Parallel interleaved vses: Influence of the pwm scheme on the design of the coupled inductor,” in *Industrial Electronics Society, IECON 2014 - 40th Annual Conference of the IEEE*, Oct 2014, pp. 1693–1699.
- [33] G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, “Design of the trap filter for the high power converters with parallel interleaved vses,” in *Industrial Electronics Society, IECON 2014 - 40th Annual Conference of the IEEE*, Oct 2014, pp. 2030–2036.
- [34] Z. Xueguang, Z. Wenjie, C. Jiaming, and X. Dianguo, “Deadbeat control strategy of circulating currents in parallel connection system of three-phase pwm converter,” *IEEE Trans. Energy Convers.*, vol. 29, no. 2, pp. 406–417, June 2014.
- [35] Y.-H. Liao and H. C. Chen, “Simplified pwm with switching constraint method to prevent circulating currents for paralleled bidirectional ac/dc converters in grid-tied system using graphic analysis,” *IEEE Trans. Ind. Electron.*, vol. 62, no. 7, pp. 4573–4586, July 2015.
- [36] G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, “Flux-balancing scheme for pd-modulated parallel-interleaved inverters,” *IEEE Trans. Power Electron.*, vol. 32, no. 5, pp. 3442–3457, May 2017.
- [37] M. Perez, S. Bernet, J. Rodriguez, S. Kouro, and R. Lizana, “Circuit topologies, modeling, control schemes, and applications of modular multilevel converters,” *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 4–17, Jan 2015.
- [38] R. Darus, J. Pou, G. Konstantinou, S. Ceballos, R. Picas, and V. Agelidis, “A modified voltage balancing algorithm for the modular multilevel converter: Evaluation for staircase and phase-disposition pwm,” *IEEE Trans. Power Electron.*, vol. 30, no. 8, pp. 4119–4127, Aug 2015.
- [39] C. Townsend, T. Summers, J. Vodden, A. Watson, R. Betz, and J. Clare, “Optimization of switching losses and capacitor voltage ripple using model predictive control of a cascaded h-bridge multilevel statcom,” *IEEE Trans. Power Electron.*, vol. 28, no. 7, pp. 3077–3087, July 2013.
- [40] S. Miller, T. Beechner, and J. Sun, “A comprehensive study of harmonic cancellation effects in interleaved three-phase vses,” in *Power Electronics Specialists Conference, 2007. PESC 2007. IEEE*, June 2007, pp. 29–35.
- [41] A. Ruderman, B. Reznikov, and S. Busquets-Monge, “Asymptotic time domain evaluation of a multilevel multiphase pwm converter voltage quality,” *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 1999–2009, May 2013.